CSE 2600 Intro. To Digital Logic & Computer Design

Bill Siever & Michael Hall

This week

- Homework 6B due tomorrow
- Homework 7A posted soon(ish)
- Thursday: Studio (bring kit?)

Review Reading (from Mem. to Reg): Load

- · Mnemonic: load word (lw)
- Format: lw t1, 8(s0)
 lw destination, offset(base)
- Address calculation: RAM index = add base address (s0) to the offset (8) = (s0 + 8)
- Result: t1 holds the data value at address (s0 + 8)
 I.e. t1 = RAM[s0+8]
- In terms of "register" array:REG[t1] = RAM[REG[s0]+8]]REG[6] = RAM[REG[8]+8]]
- Units: Memory is usually "byte addressable" and words are 4 bytes.
 So data is actually retrieved from RAM[REG[s0]+8] to RAM[REG[s0]+11]]

Reading (from Reg to Mem.): Store

- Mnemonic: store word (sw)
- Format: sw t1, 8(s0)
 sw source, offset(base)
- Address calculation: RAM index = add base address (s0) to the offset (8) = (s0 + 8)
- Result: t1 holds the data value at address (s0 + 8)
 l.e. RAM[s0+8] = t1
- In terms of "register" array:
 RAM[REG[s0]+8]] = REG[t1]
 RAM[REG[8]+8]] = REG[6]
- NOTE: Stores are the one case where the "thing on the left" is not the destination!

Studio 6B: More Assembly (Functions & Memory)

Chapter 6 & 7

Architectures: RISC-V


- "Architecture": Programmer's view of CPU
- Fundamental data size: 32-bit "word". CPU/ALU designed for 32-bit operations (Multiple 32-bit operations can be done to do larger operations)
- Memories
 - RAM: Big array of numbers; Uses 32-bit addresses
 - Registers: Array with 32, 32-bit values. Special names correspond to intended uses (Ex: a-registers,like a0, are for "arguments" to functions)
 - Instructions: Also 32-bit values; May be stored in RAM or separate memory

Architectures: RISC-V


- Machine codes
 - "Substitution code": Numbers represent concepts
 - RISC-V "Instruction Set Architecture" (ISA):
 - Formats are about data locations ("addressing" / location of information needed)

Architecture & MicroArchitecture


- Architecture: Blueprint of behavior based on assembly language
- Microarchitecture: Specific implementation(s)
 - Lots of variations possible with cost/performance tradeoffs
 - Ex: "Single Cycle" version vs. "Pipelined"
 - Single-Cycle: Each instruction is 1 (long) cycle
 - Multi-Cycle: Instructions take more than one cycle, but cycles are shorter and over performance is better.



Simple (Single-Cycle) RISC-V Computer



Simple (Single-Cycle) Control vs. Datapath




The Problem


Find x such that $2^x = 128$


Problem: Find x such that $2^x = 128$


```
// determines the power
// of x such that 2x = 128
int pow = 1;
int x = 0;


while (pow != 128) {
   pow = pow * 2;
   x = x + 1;
}
```



















odel



PICC-V Computer Simple, Single-Cycle Identify items that are part of the "propagation delay" of an instruction. **PCSrc** (Estimate upper bound that needs to be Control ResultSrc Unit MemWrite used to determine clock cycle) ALUControl_{3.0} op funct3 ALUSrc funct7₅ ImmSrc_{1:0} Zero RegWrite CLK CLK **CLK** WE3 WE SrcA Zero A1 RD1 Instr ReadData **ALUResult** RD Instruction A2 RD2 SrcB Data Memory **A3** Memory WriteData WD3 Register File WD **PCTarget ImmExt** 31:7 Extend PCPlus4 Result

Simple, Single-Cycle


Describe behavior of all elements and any required control signals for add t0,t1,t1



Simple, Single-Cycle


Describe behavior of all elements and any required control signals for beq t0,zero,loop

(Assume t0 is 0)




Simple, Single-Cycle I

Describe behavior of all elements and any required control signals for sw t0,4(a0)




Simple, Single-Cycle I

Describe behavior of all elements and any required control signals for w t0,4(a0)




Simple Single-Cycle: Inefficient!




Simple, Single-Cycle PISC-V Computer Consider a sequence of instructions: add t1,t2,t3 **PCSrc** lw t4, 0(sp) Control ResultSrc Unit MemWrite ALUControl 3.0 op funct3 ALUSrc funct7₅ ImmSrc_{1:0} Zero RegWrite CLK CLK **CLK** WE3 WE SrcA Zero A1 RD1 Instr RD ReadData **ALUResult** RD Instruction A2 RD2 0 SrcB Data Memory A3 Memory WriteData WD3 Register File WD **PCTarget ImmExt** 31:7 Extend PCPlus4 Result

PICC-V Computer Simple, Single-Cycle Consider a sequence of instructions: add t1,t2,t3 **PCSrc** lw t4, 0(sp) Control ResultSrc MemWrite ALUControl_{3.0} op funct3 ALUSrc funct7₅ ImmSrc_{1:0} Zero RegWrite CLK CLK **CLK** WE3 WE SrcA Zero RD1 Instr RD ReadData **ALUResult** Instruction Memory Parts are "Idle" (done with their role in the instruction) most of the time. This is inefficient! Result


Simple, Single-Cycle: Inefficient!




Simple, Single-Cycle: Inefficient!




Simple, Single-Cycle RISC-V Computer



Multi-Cycle RISC-V Computer




Process




Pros/Cons of Multi-Cycle

- Instructions take only required time: Not constrained by the slowest instruction!
- A little more complex


Process





Process: Hw 3B & 4B - Washer





Ex: add t0,t1,t2











Questions

- Do all processors generally look the same in concept as the one in the RISC-V book or is that uniquely for RISC-V systems?
- When is single-cycle actually better than multi- or pipelined (for tiny designs or low power)?
- One question I still have is how the control unit decides which exact control signals to generate for each instruction type. I understand that decoding happens based on the instruction bits, but I'm not fully sure how those bits map to all the different components in the datapath. It would help to see a more detailed example of decoding step-by-step.
- How important is it to understand the actual circuit construction of each of the microarchitectures covered in this reading? Or is it just important to understand what they do and how their performances differ from one another?
- What is the big picture of how we are incorporating what we have learned from the Verilog and RISC-V topics?