

CSE 2600

Intro. To Digital Logic & Computer Design

Bill Siever
&
Michael Hall

This week

- Hw 4A will be posted today, due Sunday, Oct. 12
- Studio 4A: Bring a Micro-USB cable to class. You will need it!
- Next Thurs: Exam 1 at class time
 - We're looking into a review session
- TA Office Hours on Mon, Wed, and Thurs will change NEXT WEEK. Mon and Wed will move to Whitaker 216; Thurs will be in Jubal 120.

Studio 3B: Space Use


- n states
- ~8 Gates / Flip-flop
(Via in-class approach)
- Assume simple approaches for decoding

ENCODING	GATES FOR STORAGE	GATES FOR DECODING	TOTAL (SPACE) GROWTH
BINARY	$8 \cdot \text{ceil}(\log_2(n))$	Likely n product terms of $\sim \log_2(n)$ variables	$\sim 8 \cdot \log_2(n) + n \cdot \log_2(n) = O(n \log_2(n))$
ONE-HOT	$8 \cdot n$	0	$\sim 8n = O(n)$


[Rough Graph](#)

D-flip flop Time Parameters


- t_{pcq} : Propagation delay from Clock to Q (pcq)
- t_{ccq} : Contamination delay from C to Q (ccq)
- t_{setup} : Setup time (for d before clock)
- t_{hold} : Hold time (for d after clock)



Review: Moore Machine Structure



D-Flip-Flop Clock




https://www.ni.com/docs/en-US/bundle/nihsdio/page/hsdio/fedge_trigger.html

Studio 3B Review


- D-FF Model
- NOR oscillation - Why?
 - Important: Circuits are composed of continually, concurrently executing elements!
- D-Latch Setup / Hold: Shaping waveforms and measuring around clock
 - Demonstrates concept, but shouldn't be measured empirically in practice!
(Rely on data sheets in this class)

D flip flop: Setup & Hold Time




Setup Time Constraint

- Max time from R1 through CL
- R2's input needs to be stable t_{setup} before clock



Review: Moore Machine Structure




Chapter 4


Hardware Description Languages (HDLs)

- Specifies logic function only
- Computer-aided design (CAD) tool produces or synthesizes the optimized gates
- Most commercial designs built using HDLs

(System) Verilog Module Example



HDL: Structural (Verilog)



```
module nand3(input  logic a, b, c
             output logic
```


HDL: Structural (Verilog)

```
module nand3(input  logic a, b, c
             output logic y);
    logic n1;                                // internal signal

    and  my_and(n1, a, b, c);                // instance of and3
    not  my_inverter(y, n1);                 // instance of inv
endmodule
```

HDL: Structural (Verilog) (Without named instances)

```
module nand3(input  logic a, b, c
             output logic y);
    logic n1;           // internal signal

    and(n1, a, b, c);    // instance of and3
    not(y, n1);          // instance of inv
endmodule
```

HDL: Behavioral (Verilog)

```
module nand3(input  logic a, b, c
             output logic y);
    assign y = ~(a & b & c);
endmodule
```


(System) Verilog

- Conditionals via Ternary operator (?:)

