# CSE 2600 Intro. To Digital Logic & Computer Design

Bill Siever & Michael Hall

### Reminder

- Studios can (and should) be done collaboratively!
- Homework should be done independently
  - Ok to discuss *ideas* and related work from *studio*
  - Should not discuss / share details of specific solutions

### This week & misc.

- Hw #3B Posted / Due Sunday
- Almost done assigning all remaining studio prep sessions.
   Expect to send out details Wednesday

### **Last Lecture**


- Sequential Circuits: Have a loop and outputs impact the inputs
- Bistable: Will hold one of two different states
  - May have some "metastable" condition (oscillating or between 1/0)
- SR-Latch: Cross-coupled NOR version
  - JLS version & time
  - Racing and unpredictable behavior

# SR Latch Issues: Hazardous Conditions!

Short pulse

• R & S dropping at the same time

### D-Flip-Flop Clock



https://www.ni.com/docs/en-US/bundle/ni-hsdio/page/hsdio/ fedge\_trigger.html


### **Last Lecture**

- D Latch: Transparent on high clock
- D Flip-Flop: Two D-latches that are transparent at opposite clock levels
  - Provide precise timing of data *acquisition* / storage
  - General focus: positive/rising edge triggers

# D Flip Flop can be built from SR Latches

- Internal latch
  - Fails if pulses too short
  - Unstable if R/S drop at same time / too close
- Setup Time: Time needed before clock to ensure stable capture
- Hold Time: Time After clock edge value must be "held"

# **Dff: Setup & Hold Time**




### D Flip Flop Time Parameters

- t<sub>setup</sub>: Time D must be stable before clock
- $t_{hold}$ : Time D must be stable after clock
- $t_a$ : Aperture time ( $t_{setup} + t_{hold}$ ) total window of time D needs to be stable around clock

### Dff Time Parameters Relative to Clock

- $t_{pcq}$ : Propagation delay from Clock to Q (pcq)
- t<sub>ccq</sub>: <u>C</u>ontamination delay from <u>C</u> to <u>Q</u> (ccq)



# Sequential & Synchronous Logic

- <u>Sequential</u> circuits
  - Can't be represented with a simple table of just inputs and outputs (Possibly a complex table of history of inputs and outputs)
  - Output depends on sequence of inputs and timing
  - Synchronous Sequential Circuits
    - Sequential circuits with additional restrictions on form to improve predictability


# **Synchronous** Sequential Circuits

- Are <u>synchronized</u> by a common clock
- Uses registers (D Flip-Flops)
- Mix of registers and combinational logic
- All cycles in circuit include at least one register
- Goal: Impose predictable behavior!


### Finite State Machines

- Can be realized with <u>synchronous</u> sequential circuits
  - Memory (registers/flip-flops) hold <u>encoded</u> state (represents the location or current bubble in diagram)
  - Combinational logic for:
    - Output control (the outputs in the bubbles)
    - Determine next state (the arrows)

### **FSM: Moore Machine Structure**



# **FSM: Mealy Machine**




### **FSM Applications**


- Things with modes or sequences of steps. Examples:
  - Washing Machine (fill, agitate, rinse, spin)
  - Stop lights & Traffic control: Green, Yellow, Red
  - Locks: Locked & unlocked
  - Computer programs: Playing game vs. on menu
  - Elevator controls (state = floor)

• ...

# **Studio 3A Summary**

- 74F175: Memory/storage, bits, and resets
- Elevator Example






#### State Encoding

State	Numeric	State Bits		
Name	Encoding	<b>S</b> 1	S0	
On first	0	0	0	
Going up	1	0	1	
On second	2	1	0	
Going	3	1	1	


# Output Decisions (based on state)


#### **Output Equations**

move\_up = Going\_up = /S1\*S0 move\_down = Going\_down = S1\*S0 first\_light = On\_First =/S1\*/S0 second\_light =On\_Second = S1\*/S0 moving = Going\_up + Going\_down = /S1\*S0 + S1\*S0



Ctoto Nomo	Numeric		State Bits Outputs					
State Name	Encoding	S1	S0	move_up	move_down	first_light	second_light	moving
On first	0	0	0	0	0	1	0	0
Going up	1	0	1	1	0	0	0	1
On second	2	1	0	0	0	0	1	0
Going down	3	1	1	0	1	0	0	1





#### State Encoding

State	Numeric	State Bits		
Name	Encoding	<b>S</b> 1		
On first	0	0	0	
Going up	1	0	1	
On second	2	1	0	
Going	3	1	1	


#### **Next State Equations**

ns1 = On\_Second\*at2 +
On\_second\*/down +
Going\_down\*down +
Going\_down\*/at1


ns0 = Going\_up\*up +
Going\_up\*/at2 +
On\_second\*down +
Going\_down\*/at1

State Transitions (to "next state")

State	Numeric		Inpu	uts			Next State	
Name	Encoding	up	down	at1	at2		ns1	n
On first	0.5	0	Х	Х	Х	On_first	0	
Offilist	0 -	1	Х	Х	Х	Going_up	0	
Coing up	1	Х	Х	Х	0	Going_up	0	
Going up	1 -	Х	Х	Х	1	On_second	1	(
On second	2 -	Х	0	Х	Х	On_second	1	(
	2	Х	1	Х	Х	Going_down	1	
Coing down	wn 3 -	Х	Х	0	Х	Going_down	1	1
Going down		Х	Х	1	Х	On_first	0	0




### **Overall Structure**




## **Overall Implementation**

#### Inputs (to named wires) clock clock >> up >> down down >> State Storage and Decoding at1 >> n at1) at2 at2 >> on first >> n at2 >> **Output Equations Next State Computation √** s0 move\_down going down $Q_{1} \xrightarrow{s0}$ going up >> on first move\_up going up duk first\_light on first going up second\_light n at2) on second ns1>> on second on second → s1 going up moving down going down going down → s0 n at2 going down → s1 on second going up going down n at1

# Overall Implementation



# Overall Implementation




Assume clock cycle of 10s?

e Machine Diagram: Studic

What does "clock" do?

Vs 240s?



Can the clock be too short?

# State Encodings

- "Art"
  - Encoding has impact on equations used
- Major flavors
  - Counting
  - One Hot

# **Elevator: Examples**


STATE NAME	BINARY COUNTING	ONE HOT
ON FIRST		
GOING UP		
ON SECOND		
GOING DOWN		


# **Elevator: Examples Part 2**

STATE NAME	BINARY COUNTING	ONE HOT
ON FIRST		
GOING UP		
ON SECOND		
GOING DOWN		


### Decoder

- Decoders...decode
  - n bits of input to  $2^n$  distinct, mutually exclusive outputs
  - It's just ANDs/NOTs to select each distinct binary value







### **Review: Moore Machine Structure**



### Review: Moore Machine Structure





# **Review: Dff Setup & Hold Time**



### **Dff Time Parameters**


- $t_{pcq}$ : Propagation delay from Clock to Q (pcq)
- $t_{ccq}$ : Contamination delay from C to Q (ccq)






### **Setup Time Constraint**

- Max time from R1 through CL
  - R2's input needs to be stable  $t_{setup}$  before clock




# **Setup Time Constraint**

- Max time from R1 through CL
  - R2's input needs to be stable  $t_{setup}$  before clock




### **Hold Time Constraint**


- Min time from R1 through CL
  - R2's input must be stable  $t_{hold}$  after the clock



### **Hold Time Constraint**

- Min time from R1 through CL
  - R2's input must be stable  $t_{hold}$  after the clock





# **Synchronous Timing**

- Must meet both
  - Setup Time Constraint
  - Hold Time Constraint

# **Next Time**

Studio