# CSE 2600 Intro. To Digital Logic & Computer Design


Bill Siever & Michael Hall


#### Announcements


- Office hours: Posted but there may be updates. See "help" page in Canvas or course site
- Homework 2B should be posted today / Due Sunday at 11:59pm
  - Dropboxes posted around Thursday
- Working on scheduling "Studio Lead" sessions. Be sure to complete the survey posted in Canvas (Piazza post @24)

# Studio 2A Highlights

- Unsigned number line
- Two's complement










Studio: Two's Complement



Studio: Two's Complement




Studio: Two's Complement - Above/Below



Studio: Two's Complement - Above/Below & Bitwise Inversion


Decimal: Binary:



• Studio: Two's Complement - Mathematical Negation  $(-1 \times)$ 


Decimal:
Binary:
Binary:

Decimal:




• Studio: Two's Complement - Mathematical Negation ( $-1 \times 6$ )

Decimal: Binary:




• Studio: Two's Complement - Mathematical Negation ( $-1 \times 6$ )

Decimal: Binary:



• Studio: Two's Complement - Mathematical Negation ( $-1 \times 6$ )


Decimal: Binary:



• Studio: Two's Complement - Mathematical Negation ( $-1 \times -6$ )


Decimal:

Binary:




• Studio: Two's Complement - Mathematical Negation ( $-1 \times -6$ )

Decimal: Binary:



• Studio: Two's Complement - Mathematical Negation ( $-1 \times -6$ )

Decimal: Binary:



- Studio: Two's Complement Mathematical Negation ( $-1 \times A$ )
- Logic:  $\overline{A} + 1$ 
  - We are assumed to have "machines" for both;
    - Bitwise inversion (n invertors) and n-bit addition (more to come on n-bit addition)

• Assume an *n* bit adder, like:

• *n* bit subtractor can be built:

## Last Time: Tee

• 
$$t_b + \overline{t_b}$$

- Theorem / Dual T5':  $B+\overline{B}=1$
- Therefore "1"
- Eventually... JLS



• JLS Logic Types: Unsigned & Assumes values are 0 at t=0

# Chapter 2

- Tables & Sum-of-products
  - A "can't go wrong" way to build logic that behaves a specified way
- Karnaugh Maps: A form of optimization
- Timing: Delay of circuits

# Background: Minterms

- Minterms: Given n variables, a product (AND) containing all n exactly once, in either their original or negated form
  - Consider:  $\overline{A} \cdot B \cdot C \cdot \overline{D}$ Identify all possible combinations of inputs which make it true:

# Chapter 2: Minterms

- Consider n=3 and A,B,C; Which are Minterms? Which are not and why?
  - · ABC
  - ABA
  - $CB\overline{A}$
  - $\overline{A}C$

CI	A	В		Carry Out	Sum
0+	0+	0	=	0	0
0+	0+	1	=	0	1
0+	1+	0	=	0	1
0+	1+	1	=	1	0
1+	0+	0	=	0	1
1+	0+	1	=	1	0
1+	1+	0	=	1	0
1+	1+	1	=	1	1

CI	Α	В		Sum
0+	0+	0	=	0
0+	0+	1	=	1
0+	1+	0	=	1
0+	1+	1	=	0
1+	0+	0	=	1
1+	0+	1	=	0
1+	1+	0	=	0
1+	1+	1	=	1

- Minterms are true for a single combination of inputs
  - This is essentially selecting a row of a truth table

CI	A	В		Sum
0+	0+	0	=	0
0+	0+	1	=	1
0+	1+	0	-	1
0+	1+	1	=	0
1+	0+	0	-	1
1+	0+	1	=	0
1+	1+	0	=	0
1+	1+	1	=	1
1+	0+	1	=	1 0 0

• 
$$n = 3$$
:  $CI, A, B$ 

• Where/when is Sum true (any place)?

CI	Α	В		Sum
0+	0+	0	=	0
0+	0+	1	=	1
0+	1+	0	=	1
0+	1+	1	=	0
1+	0+	0	=	1
1+	0+	1	-	0
1+	1+	0	=	0
1+	1+	1	=	1
			DESCRIPTION OF THE PART OF THE	

• 
$$n = 3$$
:  $CI, A, B$ 

• Where/when is <u>any</u> of these true?

$$Sum = \overline{CI} \cdot \overline{A} \cdot \overline{B} + CI \cdot \overline{A} \cdot \overline{B} + CI \cdot \overline{A} \cdot \overline{B} + CI \cdot \overline{A} \cdot \overline{B}$$

Truth Table -> Sum of Minterms
Canonical Form

# Important!

- Any simple function (mapping) can be represented as a truth table
  - *n*-bit binary numbers can be used to represent all the inputs
    - ullet The table will need  $2^n$  rows to represent all the possible combinations of inputs
  - *m*-bit binary numbers can represent the output(s)
  - Each of the m bits of output can be represent by a sum-of-products (sum of minterms) equation.
    - There's a minterm for each place the bit of m is a 1 (true)
    - Canonical form = The "sum" of these Minterms

#### Sum-of-Products


- All our combinational logic could be represented in a table
- All the outputs can be represented as equations
- Those equations can be realized with just the concept of AND, OR, & NOT
  - I.e., we can build computing machines for anything we can represent in a table if we have AND, OR, or NOT.
- The idea of Tables and "Look Up Tables" (LUTs) is really useful!

#### Product-Of-Sums

- Alternative to SOP: Uses maxterms (SUM of all input variables) in large product
  - Form:  $Y = (A + B + C) \cdot (A + \overline{B} + C) \cdots$
- Can be constructed from table by focusing on:
  - 1) rows with zeros => each a "sum" for a zero in only that row and
    - 2) products that will combine them
- Sum-of-Prod: Smaller when more 1s than 0s in table;
   Otherwise Prod-of-Sums is smaller
- This class: slightly focused on Look-up Table (LUT) concept / usually favor SOP

#### Real Circuits: Xs and Zs

- 0s and 1s represent real-world, continuous values, like voltages
  - Ex: 0 = 0v (gnd); 1 = 5v
    - What's 2.3v?
    - What happens if a 0v wire is connected to 5v wire? ("Contention")
  - X: That's illegal / don't know



# Simulator / Language Types

- Bits & Types: 10101100 can have different interpretations
  - Programming languages use data types
- Verilog (Chapter 4)'s logic type:
  - 0, 1, X (unknown), Z (high-impedance)
  - Other simulators often use X for initial value (Helps catch errors and misunderstandings earlier vs. building on a bad assumption!)

#### Real Circuits: Xs and Zs

- 0s and 1s represent real-world, continuous values, like voltages
  - Ex: 0 = 0v (gnd); 1 = 5v (relative to that ground)
    - Voltage is a <u>relative</u> measure
       (like water pressure: it's the difference between two points)
  - Z: "Floating" value / disconnected
    - Sometimes useful to "disconnect" something to prevent contention (to share wires with different things in control at different times)
    - Sometimes an error when <u>nothing</u> is connected (Behavior depends on technology and conditions; Can be random or influenced by external things — like moving a hand near a circuit!)

# Circuit "Optimization"

- Time or performance?
- Number of parts?
- Total cost?
- · Combination: E.g., Cheapest way to achieve a specific level of performance

# Circuit "Optimization"

- Logic Minimization
  - Canonical Form is seldom the minimum number of parts
  - Can "combine" overlapping terms (implicants / product)
    - Prime Implicant: Can't be further reduced
    - Ex:  $A \cdot B \cdot C + A \cdot \overline{B} \cdot C$ 
      - True when  $A \cdot C$ . The B and  $\overline{B}$  cancel


#### Karnaugh (K) Maps

- A <u>visual</u> way to do term optimization
- Rely on tables that allow easy identification of ways to combine implicants
  - Uses Gray code ordering, <u>not counting order!!!</u>
- Only useful for up to 4 variables. I.e., small problems


#### Karnaugh (K) Maps

- Goal: Cover all 1s with circles
  - As few circles as possible & as large as possible
  - Span rectangles with sides of 1, 2, 4, or 8
  - Top/bottom and left/right wrap!


	nputs		Output
S	D1	D0	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1
1			1




	nputs		Output
S	D1	D0	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




nputs		Output
D1	D0	O
0	0	0
0	1	1
1	0	0
1	1	1
0	0	0
0	1	0
1	0	1
1	1	1
	D1 0 0 1 1 0 0 1 1	D1     D0       0     0       0     1       1     0       0     0       0     1       1     0



nputs		Output
D1	D0	O
0	0	0
0	1	1
1	0	0
1	1	1
0	0	0
0	1	0
1	0	1
1	1	1
	D1 0 0 1 1 0 0 1 1	D1     D0       0     0       0     1       1     0       0     0       0     1       1     0




Inputs			Output
Α	В	С	O
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



# E3: Give an equation for...


Ir	nputs		Output
X	Y	Z	O
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



## Don't cares in K-maps

- Sometimes there are input combinations that can never occur
- Rather than specify a default value, we can use "X" for Don't Care
- This often results in simpler Boolean equations


A	В	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	<u> </u>
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X X X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X



$$Y = A + \overline{B} \, \overline{D} + C$$


# Timing

- Delay: time between input change and output changing
- Determines how fast we can build circuits
- Caused by
  - Capacitance and resistance in a circuit
  - Speed of light limitation



## Propagation & Contamination Delay


- Propagation delay: t<sub>pd</sub> = max delay from input to output
- Contamination delay: t<sub>cd</sub> = min delay from input to output
- Reasons why t<sub>pd</sub> and t<sub>cd</sub> may be different:
  - Different rising and falling delays (e.g., n-vs p-type transistors)
  - Multiple inputs and outputs, some of which are faster than others
  - Temperature of the circuit: Circuits slow down when hot and speed up when cold



## Delay Calculation

Critical (Long) Path:  $t_{pd} = 2t_{pd\_AND} + t_{pd\_OR}$  (max delay)

Short Path:  $t_{cd} = t_{cd\_AND}$  (min delay)



#### 2.8: More Parts


- Q: We want a 4-to-1 multiplexor. How big is the full truth table?
- Q: Our CPU may need a 32-to-1 multiplexor. How big is the truth table?
- We need a new approach
  - Hierarchical construction

## Hierarchical Approach

- We've created a 2-to-1 MUX
  - Construct a 4-to-1 MUX using 2-to-1 MUXes
  - Focus on desired behavior using existing parts

## 4-to-1 MUX Behavior

Behavioral Description as a Table



Inputs of I	nterest	Output (In terms of Inputs)
S1	S0	O
0	0	IO
0	1	11
1	0	12
1	1	13

# Hierarchical Construction of 4-input Mix

#### Questions

- There are a lot of different logic gates, do we have to memorize them all?
  - NOT, AND, OR are the basic gates; others are related to them: XOR, XNOR, NAND, NOR
- The two's complement system is a little new and confusing to me.
- How do engineers design and manage systems built around hundreds or even thousands of logic gates?
  - Modern designs use an HDL language such as SystemVerilog or VHDL to express the logic or behavior of the circuit.
     Tools called logic synthesizers will optimize these logic circuits.
- Hard time understanding hexadecimal. Specifically, confused about converting between hexadecimal to binary/decimal and vice versa.
  - Hex is a convenient way to express binary that is more human read/writable, particularly when there is a large number of binary digits. There is a one-to-one correspondence between hex and binary (can write a table for this).
     For conversion to/from decimal, then a place value method can be used to convert decimal to hex, or express the hex digits in a formula to convert back to decimal in terms of base 16 for each digit.

#### Review / Catchup

- SOP equations
  - Table to describe behavior
  - Product equation for "matching" exact pattern
  - Sum of Products for full, single-bit behavior
  - Overall circuit structure
  - Pros: Can't go wrong! Can build any machine....Can be messy though.
  - Product of sums: Apply DeMorgan's law or focus on 0s and construct