This exam is: **closed-book**, **NO** electronic devices allowed, and **closed-notes**. The exception is the "sage page" of the designated size on which you may have notes to consult during the exam.

If anything is unclear or seems to have an error, write down your assumptions.

Be sure you: Provide legible answers in designated areas (credit will not be given for work that is difficult to read or not where expected), Ensure you clearly fill in circle/square(s) on multiple choice questions, Use indentation of your code to show its structure, Leave the exam stapled together in its original order, Do *NOT* attach any other pages to the exam. You are welcome to use the blank space on the exam for any scratch work.

If you need to leave the room for any reason prior to turning in your exam, you must leave your exam and any electronic devices with a proctor.

Question:	1	2	3	4	5	6	7	Total
Points:	14	7	17	31	20	8	3	100

You must complete all the identifying information below correctly. Failure to do so is grounds for a zero on this exam:

1. Name (print clearly):	
2. Student ID (print clearly ; 1 digit per underline):	

3. You must <u>sign</u> the pledge below for your exam to count. The penalty for cheating will be decided during academic integrity review, but the instructors will recommend an F in this course as the minimum penalty.

I have read the instructions on this page and I will neither give nor receive any unauthorized aid on this exam.

(Sign above)

 \implies Do not proceed until told to do so! \Leftarrow

 \implies Initial the top right corner of each page before starting \iff

CSE	260M	Fall	2024	Evam	9
COL	200101	тап	4U44	ĽXaIII	_

-Page 2 of 8-

Initial		
Initial		

1.	Miscellaneo	us concept
Ι.	Miscenaneo	us concept

- (1) (2 points) Verilog uses the concept of a ______ as a user-defined building block that often represents the entirety of a "chip" and can be connected to other parts.
- (2) (2 points) A(n) ______ is the common name for a HDL file that is used for trying to verify other HDL files behave correctly.
- (3) (2 points) How many "ports" does the RISC-V register file have? ______.
- (4) (2 points) A(n) ______ style HDL model would be most precise representation of the schematic, gate-level diagrams, like those that were used in JLS.
- (5) (2 points) In order to have a synchronous reset in a Verilog model of a flip-flop, the reset signal must be included in the sensitivity list.
- (6) (2 points) The propagation delay for a ripple carry adder is proportional to the number of bits in the two numbers being added.
 - False True
- (7) (2 points) The ripple carry adder is the fastest known circuit for adding two numbers.
 - False True
- 2. (7 points) Given the following Verilog definition for a full adder:

module adder(input logic a, b, carry_in, output logic sum, carry_out);

endmodule

<u>Using the module above</u>, provide the complete code for a module that adds two, 2-bit numbers, named x and y, to produce a 2-bit result, named sum2, and a carry, named carry:

3. Con	sider the register f	ile defined	in Verilog in the	Harris & Harris	text:	
n	nodule regfile	input input input	logic logic logic [4:0] logic [31:0] logic [31:0]	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
	logic [31:0]	rf [31:	0];			
e		f [a3] <= (a1 !=	*			
(1)	(4 points) What	0 0	ls are used when	setting the value	e of 5 into re	egister 6 (t0)?
	Check all that ap	$\underline{\text{ply}}$				
	□ a1 □ a2	2 🗆	a3 \square wd3	\square we3	\square rd1	\square rd2
(2)	(5 points) What s Leave any that ar				part 1: store	e 5 in register 6)?
	a1's Val:		a2's Val:		a3's Val:	
	wd3's Val:		we3's Val:			
	rd1's Val:		rd2's Val:			
(3)	` - /		v			register 6 (for part 1)?
	rising clock e	dge () fa	alling clock edge	() asynchrono	usly, after in	put variables are set
(4)	(4 points) What I Check all that ap	$\underline{\text{ply}}$	ls are needed to o $a3 \qquad \Box wd3$		of the secon \Box rd1	d register at rd1? \Box rd2
		<u>.</u> Ц	ao 🗆 wuo	L WCO	i rui	L 102
(5)	(2 points) Which rd1 (for part 4)?	most accu	irately describes	when the value	from the se	cond register arrives at

 \bigcirc rising clock edge \bigcirc falling clock edge \bigcirc asynchronously, after input variables are set

4.	R	S(<u>.</u>	V	Ins	tr	110	ti	ons	2
+ .			. ,-	v	1110) I. I	11(ti I		7

KIS	oC-v instruction	is:					
(1)	(9 points) Conits equivalent Show the value	RISC-V asser	nbly language	e instruction: (x0f f5 c5		the left) to
	funct7:			-			
	rs2:			-			
	rs1:						
	funct3:						
	rd:			-			
	op:			-			
	$imm_{11:0}$: _						
	$imm_{4:0}$:						
	$imm_{31:12}$: _			-			
	Now give the a common name		-			ny registers shou	ld use their
	common name	s, fike to. Co	nstants snour	a be shown wi	in nexadecim	ai iiotatioii.	
	Assembly Inst	ruction:					
(2)	(9 points) Cor	nsider the foll	owing code:				
()	` - /	a0, a1 nex	_				
	add a next1:	a2, a0, a1					
		a0, a1 nex	t 2				
	mv a	a2, a1					
	j eno next2:	1					
		a2, a0					
	end:						
	If $a0 = 5$ and -3	a1 = 5 initial 0	$ \begin{array}{c} \text{ly, what is sto} \\ \bigcirc 3 \end{array} $	ored in a2 at the \bigcirc 5	he conclusion 8	of the code?	
	O None of the	•	0 0	0 0	0 0	<u> </u>	
	If a C E and	o1 0 initial	lu unbatia at	amadin an at t	ha conclusion	of the code?	
	If $a0 = 5$ and 3	0	\bigcirc 3	ored m az at t.	() 8	\bigcirc 13	
	O None of the	•			C		
	If $a0 = 8$ and	$\mathrm{a1}=5$ initial	lv. what is sto	ored in a2 at t	he conclusion	of the code?	
		\bigcirc 0	3	5		13	
	O None of the	ne above.					

(3)	(3 points) A	Assume that	initially	t0=5,	t1=5	and a	a0=3.	What	will	the	contents	of	each	be	in
	decimal follo	owing the in	struction	: sll t	0, t1,	a0?									

t0: _____ a0: ____

Answer the following questions given the code below and the contents of memory starting at location 100 (0x64) (note the order of memory addresses, which matches the order used in the RISC-V emulator used in class).

lw s0, 0(a0)

```
lw s1, 4(a0)
add t1, t0, t0
add t1, t1, t1
add t1, t1, a0
lw s2, 4(t1)

stuff:
    addi a0, a0, 4
    lw s3, 4(a0)
    add a2,a2,s3
    addi t0, t0, -1
    bne t0, zero, stuff
end:
```

address	value
0x84	0xffffff02
0x80	0x0000010
0x7c	0x0000003
0x78	0xfffffffe
0x74	0x0000013
0x70	0x00000009
0x6c	0x0000011
0x68	0xfffffffd
0x64	0x0000000a
0x60	0x0000005

(4) (10 points) When the code completes (that is, the end is reached), what is stored in show the value in hexadecimal:

s0: _____

j end

s1: _____

s2: ____

s3: _____

a2: _____

5. RISC-V Architecture

Consider the single-cycle RISC-V CPU model studied in class (and given in the provided crib sheet) when answering the questions below.

(1) (6 points) Indicate the order in which each part of the CPU is involed in the execution of an <u>addi</u> instruction, starting with the 1st to be used. Items that operate on data at the same time (no strong order) should be listed with the same number. Select "N/A" if the part is not applicable. Items may be used more than once. Ignore the impacts of expicit multiplexors (assume they take zero time and don't impact order of the other listed parts).

ALU:		1st	2nd	3rd	4th	5th	6th	N/A
Control Unit:		1st	2nd	3rd	4th	5th	6th	N/A
Data Memory:		1st	2nd	3rd	4th	5th	6th	N/A
Extend:		1st	2nd	3rd	4th	5th	6th	N/A
Instruction Memory:		1st	2nd	3rd	4th	5th	6th	N/A
Register File	П	1st	2nd	3rd	4th	5th	6th	N/A

(2) (2 points) The propagation delay required for xor is less than the propagation delay required lw:

_		_	
\bigcap	False	\bigcirc	True
\smile	_ 00100		

(3) (2 points) The propagation delay required for bne is less than the propagation delay required lw:

O False	○ True
---------	--------

(4) (2 points) Which of the instructions below is the most likely to determine the clock rate?

	~ 4 4	○ addi	O bos	○ 1	O
()	aaa	() addi	() bea	() IW	() SW

(5)	(- /		ald the control line binary or "X" if it		nstruction bne if the branch <u>will be</u>		
	PCSrc:						
	ResultSrc:						
	MemWrite:						
	ALUSrc:						
	ImmSrc:						
	RegWrite:						
6. Consider the RISC-V micro architecture implementations covered in Chapter 7 on a program with 1000 instructions that is a mix of simple R-type instructions, loads, and stores (no branches):							
(1)	(1) (2 points) Which implementation will take the fewest clock cycles to complete the program:						
	Cannot 1	be determined	O Multi-cycle	O Pipelined	○ Single-cycle		
(2) (2 points) Which implementation will take the most clock cycles to complete the program:							
	Cannot 1	be determined	O Multi-cycle	O Pipelined	○ Single-cycle		
In general (not with regard to the example above)							
(1) (2 points) Which implementation will take the fewest clock cycles for a single instruction:							
	Cannot 1	be determined	O Multi-cycle	O Pipelined	○ Single-cycle		
(2) (2 points) Assuming they are designed with the same basic components, which implementation will take the least actual time for a sinlge add:							
	O Cannot	be determined	O Multi-cycle	O Pipelined	○ Single-cycle		

7. (3 points) Briefly summarize what you've learned about digital logic and its role in computer design: